Path-Sensitive Timing Analysis

نویسندگان

  • JOXAN JAFFAR
  • JORGE NAVAS
  • ANDREW E. SANTOSA
چکیده

We address the problem of estimating the Wost-Case Execution Time (WCET) for loop-bounded programs. It is well known that for efficiency reasons, current techniques take little or no account of infeasible paths in the symbolic execution tree, thus limiting their accuracy. To consider all infeasible paths, ie. to be path-sensitive, would generally entail an impractical full path enumeration of the tree. In this paper, we present an algorithm that is systematically path-sensitive. That is, the algorithm detects all infeasible paths within the unsurmountable limitations of (a) being able to generate a sufficient loop-invariant, and (b) having the power of the underlying theorem-prover to decide feasibitily. Thus, eg. for loopfree programs whose infeasible paths are decidable, our algorithm is perfectly accurate. There are two main features: interpolation and witness paths. The algorithm traverses the symbolic execution tree, in a post-order manner, and discovers an interpolant which generalizes the execution context of the tree. Trees satisfying the more general context contain no more paths than the original. While the interpolant potentially enables the reuse of the longest path estimate obtained from one subtree in order to cover another subtree, a complimentary problem is that infeasible paths in the subsumed subtree but feasible in the original subtree are not taken into account. We deal with this by storing in each traversed subtree a representative “witness” path which defines the longest path estimate in the subtree. Thus covering of subtrees now depend on both the interpolant and the witness path of the traversed subtree. In summary, we provide what is essentially a dynamic programming algorithm which can avoid full enumeration. We finally present empirical data with real programs to demonstrate practicality.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Optimization of Critical Path Tracing Through Output Based Clustering Technique

Designing of modern digital circuits require high performance with reduced cost and minimal time to market. In order to achieve greater performance, timing analysis is done to meet all the timing constraints. It also leads to increase the complexity of emerging Very Large Scale Integration (VLSI) design. Timing analysis eliminates the occurrence of non-functional path. In this work, path tracin...

متن کامل

Precise Cache Timing Analysis via Symbolic Simulation

Worst-Case Execution Time (WCET) is a reliable guarantee for the temporal correctness of hard real-time systems. In this paper, we propose a novel integrated method for WCET analysis where micro-architectural modeling – with emphasis on caches – and systematic path-sensitivity, are synergized. This would give us very high precision for WCET analysis, but at the same time, it is a huge challenge...

متن کامل

A Static Timing Analysis Method for Programs on High-Performance Processors

When constructing high-performance real-time systems, safe and tight estimations of the worst case execution time (WCET) of programs run on pipelined processors with caches are needed. To obtain tight estimations both path and timing analyses need to be done. Path analysis is responsible for eliminating infeasible paths in the program and timing analysis is responsible for accurately modeling t...

متن کامل

A WCET Analysis Method for Pipelined Microprocessors with Cache Memories

When constructing real-time systems, safe and tight estimations of the worst case execution time (WCET) of programs are needed. To obtain tight estimations, a common approach is to do path and timing analyses. Path analysis is responsible for eliminating infeasible paths in the program and timing analysis is responsible for accurately modeling the timing behavior of programs. The focus of this ...

متن کامل

Timing Analysis of Logic-level Digital Circuits Using Uncertainty Intervals

Timing Analysis of Logic-Level Digital Circuits Using Uncertainty Intervals. (August 1996) Joshua Asher Bell, B.S., Texas A&M University Chair of Advisory Committee: Dr. Duncan M. Walker Competitive design of modern digital circuits requires high performance at reduced cost and time-to-market. Timing analysis is increasingly used to deal with the more aggressive timing constraints inherent in h...

متن کامل

Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques

Previously published methods for estimation of the worstcase execution time on contemporary processors with complex pipelines and multi-level memory hierarchies result in overestimations owing to insu cient path and/or timing analysis. This paper presents a new method that integrates path and timing analysis to address these limitations. First, it is based on instruction-level architecture simu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010